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Nuclear physics experiments very often require time measurements down 
to some nsec and better.
In particular, because of the drift chamber becoming available as a
• i ,  1 , 2 )  . . . . .  3 , 1*)particle detector , time measurement is gaining m  importance . The
conventional techniques for performing time measurements are discussed in
general together with their limitations. Then a new time measuring method
is introduced which is free from the limitations set by the former methods.
Geneva - 27 September 1973
Generally, time-measuring problems can be described in the following 
way: the time between the leading edges of two pulses has to be expressed
in digital form, and the measured value can be instantaneously (or not in­
stantaneously) available for processing. The two pulses do not necessarily 
need to be on the same line.
THE SCALER AS A TDC
For many years the scaler has been applied as a time-to-digital con­
verter (TDC). Although so well known, it is presented here in order to 
discuss its performance and limitations.
In Fig. 1 the switch SI is supposed to respond (open -> close) on the 
leading edge of the start pulse and S2 (close open) on the leading edge 
of the stop pulse. The binary scaler counts the number of clock pulses 
with frequency 1/T between the two leading edges. The measured time is
thus immediately available in the binary scaler and so the scaler is a
real time.device.
Because the scaler stops counting (S2), measuring cascaded time intet- 
vals is not possible.
1.1 Timing errors due to the elements around the binary scaler
The scaler is switched on and off by means of two separate switches. 
Even if these switches were to be combined, it would still mean that two 
different functions, namely on off and off -*■ on, would have to be carried 
out using the one switch. However, the response time for opening and clos­
ing of one and the same switch does not need to be the same.
In practice these devices are more complex than a simple gate and
thus response differences become more obvious.
The influence of these differences on the device is expressed in the
timing diagram shown in Fig. 2. The "binary counter open time" differs
by a value (E - E ,.,-) from the true time interval to be measured.■ on off'
One way to prevent this error is to make EQn - = 0, but this
might be prohibitive in price if the chain treating start/stop is long.
A direct conclusion is that the same time interval measured with different 
units could produce two different binary open times. The classical remedy 
is to make E ^ - E^^ similar for all units. Apart from complicated ad­
justment procedures, a long-term guarantee that (EQn - EQ£f) will remain 
constant might not be possible at nsec resolution.
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1•2 Limitation in time resolution due to
the toggle flip-flop itself
The difference between the actual counted clock pulses and the "binary 
counter open time" is called the time resolution of the scaler.
In Fig. 2 the five counted pulses can stand for any time interval be­
tween 4T and 6 T. This time resolution (±T) is defined by the frequency 
limitation of the first flip-flop (FF). The FF in Fig. 3 is in the posi­
tion Q = 0. The addition of a clock pulse must switch the binary FF to 
Q = 1. Thus the FF contains a feedback loop for routing the clock pulse 
to the correct input. Before the FF can again respond to a new clock 
pulse, the effect of the first clock pulse should be present on the input 
routing. Clearly the propagation delay in the loop is one of the serious 
limitations in the toggle frequency.
2. ANALOG TIME MEASUREMENTS (Fig. 4)
The analog time measurement method is indirect and overcomes the fre­
quency limitations set by the binary FF used in the scaler method. A ca­
pacitor is charged with a constant current during the time interval to be 
measured, and then discharged with a constant current smaller than the 
charging current. During discharge a constant clock frequency is counted 
in a binary scaler.
This device is therefore a non-real-time device, as the measured value 
in digital form is only availabel some time after the stop pulse.
Errors due to EQn ^ E^^ are also present here, but are less important 
in some applications, as long as a one-to-one correspondence exists between 
input and output.
To make sure that one time interval measured with different limits 
will produce the same digital value requires close tolerance and high- 
stability components. Long-term stability might be difficult to achieve.
2.1 Real time analog TDC
As mentioned above, the device as discussed in Section 2 is a non- 
real-time device. Techniques exist (see MOTOROLA - Mecl. system design 
handbook 1971) for making it real time. In fact the rising edge of the 
voltage ramp over C (Fig. 4) can be measured by stacked discriminators, 
and thus the measured value is immediately available.
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3. CONCLUSIONS
From the discussion of the various TDC, we can see that the following 
performance characteristics would be desirable:
i) simple circuit elements;
ii) fully digital;
iii) toggle flip-flop should not limit time resolution;
iv) start and stop must be functionally the same;
v) real time TDC;
vi) cascaded time measurements should be possible;
vii) recuperation of past time intervals should be possible.
Suppressing one of these points even temporarily would compromise a 
later recuperation. For example, the scaler as discussed here possesses 
points (i), (ii), and (v). In nsec resolution the omission of points 
(iii) and (iv) may compromise the time resolutions, etc.
A TDC based on a vernier principle5  ^possesses points (ii) and (iii). 
Owing to the choice to fulfil point (iii), all other points are compro­
mized. This remark can also be applied to the analog TDC.
In the following section a TDC is presented that would fill all seven 
requirements. This TDC is basically a two-clock sensing system, one clock 
with a time resolution of 2 nsec and one with 16 nsec.
4. GENERAL DESCRIPTION OF THE TWO-CLOCK SENSING SYSTEM
In the following description a ±2 nsec time resolution has been aimed 
at. This measuring method is basically a two-clock system. ' [^ By a clock 
is meant a cyclic changing code appearing on several parallel wires 
(Fig. 5).]
One clock is formed by the outputs of a 5-bit synchronous binary 
counter . A crystal-controlled frequency changes the code every 16 nsec. 
One cycle is thus completed in 25 x 16 = 512 nsec.
*) A synchronous counter is a counter where all the bits of the code have 
changed max. one FF propagation delay after the clock input leading 
edge.
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A second clock works with the Johnson code. The input frequency to 
the 5-bit binary counter is fed into a one-shot multivibrator with an out­
put pulse width of 8 nsec (50% duty cycle). The output of this one-shot 
is then fed into three parallel delay lines with 2, 4, and 6 nsec delay, 
respectively. The clock pattern obtained is thus a 4-bit Johnson code.
(See timing diagram, Fig. 5.) These two clocks are working in parallel 
and are in principle common to a set of measuring devices.
Any one measuring device contains nine latches, constantly watching 
the two clocks (see JI^ /JLi, and BLo/BLi, in Fig. 6 ). Whenever a time marker 
arrives (e.g. drift chamber signal) both clock positions are locked in the 
latches. This locked value is then transferred into a memory.
By subtracting consecutive values (in the computer or elsewhere), 
the individual time intervals can be obtained.
The following parts of the TDC are discussed in detail: 
the time resolution of the Johnson clock; 
the time resolution of the four latches JLi/JLi*; 
the binary clock; 
liaison between the two clocks;
keeping clock reference with finite clock cycle time; 
memory organization.
4.1 The Johnson clock
It is clear that the one-shot multivibrator must define a pulse width 
of 8 nsec every 16 nsec, as accurately as possible. Dependence on power 
supply and temperature variation should be minimal.
A further requirement is the capability to drive at least three delay 
lines.
It was thought to combine four measuring channels in one unit, in 
which case the one-shot would drive 12 delay lines in parallel. The one- 
shot capable of doing this is illustrated in Fig. 7.
The input pulse of the one-shot has leading and trailing edges of 
approximately 1 nsec. The pulse is narrower at the top than at the bottom.
Thus by changing the threshold point of the differential pair T1 /T2 the 
output pulse width can be regulated. and T5 are a differential pair
of fast transistors (Philips BFR 91): Ti* senses the one-shot output pulse,
while the input of T5 is set on a fixed d.c. voltage. The signals on the 
collectors of the pair T4 /T5 are integrated and compared by a d.c. compar- 
ater which regulates the input threshold of the one-shot. This one-shot 
makes it possible to obtain economically an accurate pulse width for a 
high-power pulse.
Clearly the advantage of this circuit is that the width is not defined 
by the power transistor itself, which would hardly be possible with high- 
current pulsed transistors but could be done by two fast low-power transis­
tors.
4.2 The four latches locking the Johnson clock position
Toggle devices such as those used in scalers are combinations of two 
FF's, a master-slave combination.
The latch is a single FF with two inputs: a clock input and a data
input. If the clock is, say, low, the output of the latch follows the 
data input. If the clock changes to high, the data input is locked out 
and the output holds the data input.
In fact if at a certain moment (the time threshold) with respect to 
the clock transient a data transient takes place, there is 50% chance that 
a logic "1" will be locked in the latch. One may define this "certain 
moment" as the "time threshold" of the latch.
Manufacturers specify "set-up times" and "hold times" as the times 
before and after clock transient during which the data is not supposed to 
change in order to guarantee that this data is locked by the latch (normal 
operation as a memory). The sum of "set-up time" and "hold time" can thus 
be seen as the device spread of the "time threshold" around the clock tran­
sient.
This behaviour holds also for the master part of a toggle FF. The 
information from the master is transferred to the slave part and thus to 
the output after a clock transient (the time threshold of master and slave 
are offset by a constant value).
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In Section 1.2 it was stated that the propagation delay from input 
to output t ^ limits the frequency of the toggle FF. The following figures 
have been taken from the MOTOROLA - Mecl I.C. Handbook and may serve as an 
example:
Toggle FF MC 10131
T , = 4.5 nsec max. pd
t _ =2.5 nsec max.set-up
Toggle frequency max. 125 MHz (e.g. minimum clock spacing 8 nsec).
The data at the input routing (Fig. 3) should be 2.5 nsec (set-up time)
before the next clock, so minimum clock spacing is the sum of (2.5 + 4.5 +
+ t ) • T i s  the propagation delay in the external feedback loop, and tb tb
is here ^ 1 nsec.
The latches as used with the Johnson clock suppress T ^ as the
data presented at the data inputs of the latches does not depend on its 
previous state but on a quantity produced by the one-shot + cable delays.
The proper gain in time resolution compared with a toggle device can 
thus be expressed by the ratio:
^set-up + thold^ latch 
(Tpd + Tfb + tset-up^toggle FF
Further improvement can be obtained by using rise- and fall-times (1 nsec)
that are faster than the one (2 nsec) for which t . and t, areset-up hold
specified. In fact other bistable elements or temporary bistable elements 
can also be used.
The following cost comparison is significant:
Latch with typical t  ^ + t, = 1.4 nsec, cost 1 unitset-up hold
Toggle FF with typical t + T , + t _, = 1.87 nsec, cost 36 units.ee • set-up pd fb
Further improvement in time resolution for a latch can be obtained by in­
dividual adjustment of the cable delays producing the Johnson code.
In the TDC the four latches watching the Johnson code are normally 
not locked, e.g. the outputs follow the data input. The time marker (wire 
signal or time zero reference) will cause the latch to lock (Fig. 6) the 
position it has read.
The code presented by the position of the outputs then makes it pos­
sible to localize the time marker transient with a precision of ^ 2 nsec 
within the Johnson clock cycle.
4.3 The binary clock (Fig. 5)
The max. phase error between the bits of the binary clock plus the 
max. phase error between the two clocks should be smaller than ± 8  nsec.
The use of a synchronous counter generating the binary code is largely 
sufficient to fulfil this requirement.
4.4 Liaison between the two clocks
The problem normally posed when synchronizing two clocks is the fol­
lowing. Say we have a digital clock (at present on the market) and we 
want to make a photograph to see what time it is; then we may read, for 
example, 3 hours 00 minutes. The question may now arise whether it is 
3 o'clock or 4 o'clock.
In the liaison of the Johnson latches and the binary latches the 
result of what the Johnson latch has read is used to update the binary 
latch; so this ambiguity will not exist here.
Because start and stop are functionally the same —  both are time 
markers measured by the same TDC —  phase errors smaller than ± 8  nsec be­
tween thè two clocks will not add to the time resolution. It is clear 
that this improves the stability. Temperature or aging effects can never 
change the phase error within the time interval to be measured and the 
same time interval measured by different units gives the same result.
The output transient of the Johnson latch that falls in the middle
of the smallest binary bit is selected to update the binary latches. Max­
imum phase error between the two clocks should thus be smallèr than ± 8  nsec.
4.5 Keeping clock reference with finite clock cycle (Fig. 8 )
The 5-bit binary counter has a cycle time of 25 x 16 = 512 nsec. The 
output of the last binary latch is counted in a two-stage counter (see 
count sequence in Fig. 8 ). If the counter comes in the last position it 
is automatically locked. After any word produced by a time marker that 
has been transferred to the memory, the two-stage counter is reset. The 
timing diagram and the truth table associated with it will show the sig­
nificance of the produced code, where a and b are time markers. The two
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bits Qo/Qi contained in b will decide how to proceed in order to obtain 
the time interval between the previous time marker a and the time marker 
b (see time intervals and boundaries in Fig. 8).
It is accepted here that time intervals > 1024 nsec have no signifi­
cance .
The system zero-reference or last time marker will stay in the latches
and will not be transferred to the memory (see Section 4.6). This makes it
possible to make an early detection of this Qo/Qi code.
4.6 Memory organization (Fig. 9)
The digital word produced by a time marker is stored in a scratch-pad
memory. The memory is built with three integrated circuits each one having
16 words of 4 bits. The word decoder is on the Integrated Circuit. The 
16 words are divided into 4 groups of 4 words. Any one group of 4 words 
is associated with one TDC.
The "wire address counter" WAF0/WAFi is sequentially searching 
(200 MHz) the "request gates" REG I/II/III/IV of the four TDC's in the 
unit. If a "wire information FF", WIF^ is on, when selected will
lock WAF0/WAFi. The activated "word address counter" WOF0/WOFi and the 
locked WAFo/WAFi produce the memory address. A "memory enable pulse",
MEEP is generated and the word is written in memory. A delayed pulse MUP 
resets the modulus counter MOF0/MOFi and then WIFN< The memory "write in 
time" is typically 10 nsec.
The worst-case occupation time for a TDC is thus 50 nsee and the 
shortest occupation time 10 nsec.
This memory is working in the "overwriting mode", e.g. the word ad­
dress counter WOFo/WOFi counts through zero and thus overwrites an old 
location. This means that only the last four time markers preceding the 
system zero-reference can be recuperated. The system zero-reference itself 
will be kept in the latches JLi/JLij, BLo/BLi*, and in the counter MOFo/MOFi 
by simply disabling MEEP.
One other memory organization is shown in Fig. 10. Here, shift reg­
isters are used to store the information. Only TTL shift registers can 
be considered for price reasons, and thus the max. shift frequency is 
limited to 20 MHz. To benefit fully from this max. shift frequency, an­
other cycle time for the Johnson and binary clocks has been selected.
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The Johnson clock has 2 bits or a cycle time of 4 (positions) x 
x 2.5 (resolution) = 10 nsec, and the binary clock has 3 bits or a cycle 
time of 2 3 x 10 = 80 nsec.
The technique is the same as before; the binary latches are updated 
by the output of the Johnson latch falling in the middle of the smallest 
binary bit. Only the cycles of the binary clock coming through the last 
binary latch BL2 are not counted in a two-stage modulus counter but are 
used to shift information in these registers. The shift spacing is thus 
80 nsec. With a 9~bit long shift register the max. time interval that 
can be measured is 9 x 80 = 720 nsec.
In the timing diagram (Fig. 10) an example is given for a time marker 
arriving just (< 25 nsec) before a shift pulse. The "wire information FF" 
WIF is set so that the Johnson and binary latches lock the clock position 
and the trailing edge of the OS locks the data in intermediate latches 
(L1 /L5 ). Then a delayed shift pulse is generated which shifts the data 
into the registers and resets WIF and intermediate latches.
It should be noted that a time marker arriving just after a shift 
pulse will not produce a delayed shift pulse. This is because the latch 
BL2 contains the same information (high level) as the data at the input 
of BL2.
In fact a delayed shift will only occur if a time marker arrives 
< 25 nsec before a real-time shift pulse.
The memory scheme as presented here has the advantage of simplicity. 
Only the smallest time interval that can be measured (channel occupation 
time) is 'V' 80 nsec; that is, twice as long as the previously described 
memory organization. But if wire occupation time in a drift chamber is 
^ 80 nsec, this memory organization is sufficient.
5. USE OF THE TWO-CLOCK SYSTEM FOR DRIFT CHAMBERS
Measuring electron drift time in drift chambers is fully presented 
in Refs. 1-4. The final packaging of the TDC's described here for drift 
chambers is shown in Fig. 11. "
It should be noted that the zero time reference coming from the scin­
tillator counters or decision-making logic can arrive late for making event
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selection possible. This reference signal is fed into the second stage 
of the wire amplifier so that differences in propagation delay between 
channels (cable + main part of amplifier) will not enter into the measured 
value.
6. CONCLUSION
A new TDC has been presented where the results are obtained by logic 
solutions rather than the use of very fast elements. For present-day elec­
tronics, where requirements are close to technological advances, this is 
very often a must. This approach would also facilitate the use of IC's 
and thus favourize the price/performance ratio.
A TDC such as this can be built using ECL-IC's (faster and more ex­
pensive) or TTL-IC's (slower and less expensive).
This TDC has been presented at the meeting "For future Omega detec­
tors" (see memorandum: from Dr. A. Michelini, Ref. NP/OM 183, 1 June
1973). Since then a production prototype for a time resolution of ^ 2 nsec 
has been started. For this prototype ECL and TTL-IC has been selected.
I would like to thank Professor E. Picasso for his confidence when 
he asked me to work on drift chamber electronics. I wish to acknowledge: 
the excellent help of Mr. A. Beer in building the electronics and all the 
physicists working on the future Omega detectors for their stimulating 
remarks and critisms.
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